

CAN-PCle/400

PCI Express CAN-Interface


- 2x or 4x High-Speed CAN interfaces according to ISO 11898-2
- Bus mastering and local data management by FPGA
- esd Advanced CAN Core (esdACC) technology
- PCIe port according to PCI Express Spec. R1.0a
- Error simulation support
- Advanced CAN diagnostic

Powerful CAN Interface for PCs

The CAN-PCle/400 is a PC board designed for the PCI Express bus that features two (CAN-PCle/400-2) or four (CAN-PCle/400-4) CAN High-Speed interfaces acc. to ISO 11898-2. CAN-PCle/400-4 comes with two CAN interfaces via a separate slot bracket.

CAN Data Management


The independent CAN nets acc. to ISO 11898-1 are driven by the esdACC (esd Advanced CAN Core) implemented in the Xilinx Spartan 3e FPGA. Controlled by the FPGA the CAN-PCle/400 supports bus mastering as an initiator, meaning that it is capable of initiating write cycles to the host CPU's RAM independent of the CPU or the system DMA controller. This results in a reduction of overall latency on servicing I/O transactions in particular at higher data rates and reduced host CPU load. The CAN-PCle/400 provides high resolution hardware timestamps. CAN Error injection on request.



CAN-PCle/400-2

Software Support ¹

CAN layer 2 (CAN-API) software drivers are available for Windows, Linux, VxWorks, QNX and RTX supporting up to 24 CAN nets. The CANopen software package is available for Windows, Linux, VxWorks and QNX. Drivers for other operating systems are available on request.



Technical Specifications:

PCI Express Interface:	
PCIe endpoint	PLX PEX8311
PCIe port	PCI Express Spec. R1.0a, Link width 1x
Memory	BlockRAM: 72 KB, DDR-SDRAM: 64 MB
Microprocessor	Optional 32-bit μ C in FPGA (MicroBlaze)
CAN:	
Interface	2x or 4x CAN high-speed interfaces according to ISO11898-2, el. isolated, bit rate up to 1 Mbit/s
CAN controller	esdACC in FPGA Spartan [®] 3e, acc. to ISO 11898-1 (CAN 2.0 A/B)
General:	
Ambient temp.	0...50 °C
Humidity	Max. 90 %, non-condensing
Connector	CAN: 9-pole DSUB (male) PCI: PCI card edge connector
Power Supply	3.3 V / (depending on FPGA-image, 2x CAN: up to I = 1 A), 12 V (I _{typically} = 100 mA)
LEDs:	CAN traffic, module status

Order Information:		
Hardware		Order No.
CAN-PCle/400-2	2x CAN version	C.2043.04
CAN-PCle/400-4	4x CAN version	C.2043.06
CAN layer 2 drivers for Windows and Linux are included in delivery		

Software Support		
Additional CAN layer 2 object licences including CD-ROM ¹ :		
CAN-DRV-LCD QNX		C. 1101.32
CAN-DRV-LCD VxWorks		C. 1101.55
CAN-DRV-LCD RTX		C. 1101.35
Higher CAN layer protocols ¹ :		
CANopen-LCD Windows/Linux		C. 1101.06
CANopen-LCD RTX		C. 1101.16
CANopen-LCD QNX		C. 1101.17
CANopen-LCD VxWorks		C. 1101.18
J1939 stack for Windows		C. 1130.10
J1939 stack for Linux		C. 1130.11
ARINC825-LCD Windows/Linux		C. 1140.06
ARINC825-LCD RTX		C. 1140.16
ARINC825-LCD QNX		C. 1140.17
ARINC825-LCD VxWorks		C. 1140.18

¹ For detailed information about the driver availability for your operating system please contact our sales team.

CANopen[®] and CiA[®] are registered Community Trademarks of CAN in Automation e.V.
All other trademarks are reserved by their respective owners.

©2012 esd electronic system design gmbh, Hannover
I:\T\Texte\Doku\ENGLISH\Bibel\CAN-PCle_400_Datasheet_en_13.wpd All data are subject to change without prior notice.

CAN-PCIe/400


Driven by esdACC (Advanced CAN Core)

Basic Product Features:

- CAN ISO 11898-1 protocol compatibility
- 11-bit and 29-bit CAN IDs
- Bit rates from 10kbit/s up to 1 Mbit/s supported
- Receive buffer (64 CAN messages)
- Complete access to CAN error counters
- Programmable error warning limit
- Error code capture register
- Error interrupt for each CAN bus error
- Arbitration lost interrupt with detailed bit position
- Single-shot transmission (no re-transmission)
- Listen only mode (no acknowledge, no active error flags)
- Automatic bit rate detection (software supported bit rate detection)
- Acceptance filter (4-byte code, 4-byte mask)
- Self reception mode (reception of 'own' messages)

Superior esdACC Features:

- Operating system independently programmable via esd's NTCAN-API
- 32-bit register interface optimized for CAN needs
 - Easy to program
 - Transmission and reception of CAN frames with a minimum of register accesses
- RX and TX timestamping (64-bit wide, bit accurate, resolution may vary with input clock, in any case ≤ 62.5 ns, usually 20.833 ns)
 - On hardware with IRIG-B interfaces IRIG-B time is used for timestamping
- TX FIFO (8 CAN frames deep)
 - Providing the means to generate 100% busload even with non-realtime operating systems
 - Providing the means for real back-to-back transmission
- Frame accurate abortion of transmissions with minimum delay
 - e.g. for driver timeouts
 - ISO11898-1 conform
 - Aborted frames in FIFO won't be blocked by low priority TX
- Hardware timer to provide accurate software timeouts beyond operating system accuracy
- Bus mastering in RX direction takes the load off host CPU (needs bus master capable local bus to host interface)
- Optional integration with 32-Bit microcontroller to further relieve host CPU
- Optional different sources for timestamps (e.g. IRIG-B)
- Using FPGA technology provides the option to tailor any feature to any customer's needs, including optional integration with customer's FPGA content
- CAN error injection units
 - Simulating a wide range of error situations on CAN bus, e.g.:
 - ID pollution (100% bus load on certain CAN ID/priority)
 - Defective sensor (Destroying all CAN messages of a given CAN ID)
 - Different trigger modes
 - Bit pattern match
 - Time triggered
 - Immediate regarding CAN arbitration
 - External
 - 'Cross CAN bus triggering' (event on one CAN bus triggers event on another bus)



Driver Availability:

Windows, Linux, QNX¹, VxWorks¹, RTX¹

¹ For detailed information about the driver availability of your special operating system please contact our sales team.

Available higher level protocols:

CANopen, ARINC825, J1939

For further information on the esdACC IP Core please contact our sales team.